Back to search

Design for Testability (DFT) Engineer

Etched · San Jose, CA · Chip design, verification, test, manufacturing, and quality teams

Compensation

$150k – $275k /yr

Employment type

Full-time

Work setting

On-site

Location

San Jose, CA

Schedule

Day shift

Posted

Apply for this job

You'll be redirected to the employer's application page.

Job overview

The Design for Testability (DFT) Engineer role is fully in person in San Jose, CA. Compensation is $150,000–$275,000 per year. The engineer supports Etched’s development of hardware for frontier intelligence, including inference-focused products. The role establishes and verifies testability across integrated circuit design and production, improving test coverage, debug capability, product quality, yield, and reliability. It works across design, verification, test, manufacturing, and quality teams to carry DFT strategies from design through silicon validation and volume production.

What you'll do

  • Develop DFT architectures for ASIC and SoC designs
  • integrate scan insertion, boundary scan, BIST, and MBIST
  • collaborate with design and verification teams on DFT requirements
  • analyze test results and silicon debug data
  • create and execute DFT verification plans using simulation-based and formal methods
  • conduct DFT audits and design reviews
  • support silicon bring-up, debug, and failure analysis
  • partner with test engineering on ATE programs and production test patterns
  • work with manufacturing and quality teams on test process improvements
  • document DFT architectures, plans, procedures, and debug guides
  • share practices through training, onboarding, and mentorship.

What we're looking for

Skills & competencies
dft engineer
design for testability
san jose ca
$150k–$275k
asic
soc
scan insertion
bist
mbist
silicon validation
ate programs
systemverilog
python
relocation support
Work arrangement
  • Weekend coverage required

Benefits & perks

  • Medical, dental, and vision packages with generous premium coverage
  • $500 monthly credit for waiving medical benefits
  • $2,500 monthly housing subsidy for those living within walking distance of the office
  • relocation support to San Jose
  • wellness benefits
  • daily office lunch and dinner
  • unlimited compute budget subject to ROI justification.

Why this role

The posting seeks 10+ years of DFT engineering experience and a bachelor’s degree in electrical engineering, computer engineering, or a related field; a master’s degree is preferred. Benefits include medical, dental, and vision coverage, a monthly credit for waiving medical benefits, a housing subsidy for eligible employees living within walking distance, relocation support to San Jose, wellness benefits, office meals, and a compute budget subject to ROI justification.

About the employer

Etched is hiring for this role. Industry: Engineering Services. Sector: 54.

Additional details

Industry sector
54
Industry
Engineering Services
Occupation code
17-2071.00
Apply for this job

You'll be redirected to the employer's application page.

Browse more jobs

Listing ID: b49e9851-0f92-40e4-a4bc-7af37f76a9c5

    Design for Testability (DFT) Engineer at Etched | CollabWORK