Senior Physical Design Engineer - Static Timing Analysis
Employment type
Full-time
Work setting
On-site
Location
Cupertino, CA
Schedule
Day shift
Posted
You'll be redirected to the employer's application page.
Job overview
The Senior Physical Design Engineer is an onsite role based in Cupertino, CA, within the Annapurna Labs Cloud-Scale Machine Learning Acceleration team. Compensation is not specified in the listing, though the role includes sign-on payments and restricted stock units. This role focuses on the design and optimization of hardware for data centers, specifically machine learning inference products. The engineer develops flows for static timing analysis, validates timing constraints, and automates reporting to ensure high performance.
What you'll do
- Develop and maintain STA flows
- validate timing constraints
- run timing analysis
- provide guidance on fixing timing issues
- develop automation scripts.
What we're looking for
- Skills & competencies
- full-timeday shiftcupertino caphysical design engineerstahardwaremachine learningannapurna labsasiconsite
- Work arrangement
- Weekend coverage required
Benefits & perks
- Health insurance, 401(k) matching, paid time off, parental leave, restricted stock units.
Why this role
Work on cutting-edge ML acceleration hardware; fast-paced, start-up-like environment.
About the employer
Annapurna Labs (U.S.) Inc. is hiring for this role. Industry: Computer Systems Design Services. Sector: 54.
Additional details
- Industry sector
- 54
- Industry
- Computer Systems Design Services
- Occupation code
- 17-2061.00
You'll be redirected to the employer's application page.
Listing ID: 29e84225-330f-4296-85fa-2a44b0208d5c