Back to search

Senior FPGA/RTL Design Engineer (Signal Processing)

Silvus Technologies · Los Angeles, CA · FPGA Engineering

Compensation

$125k – $195k /yr

Employment type

Full-time

Work setting

Hybrid

Location

Los Angeles, CA

Schedule

Day shift

Posted

Apply for this job

You'll be redirected to the employer's application page.

Job overview

Senior FPGA / RTL Design Engineer - Signal Processing is a hybrid position in West Los Angeles, CA, with a salary range of $125,000-$195,000 USD. Silvus Technologies is a leading provider of advanced MANET and MIMO communications systems, reshaping mesh network technology for mission-critical applications. This role participates in all aspects of the research and development process from concept to field deployment, focusing on the efficient implementation of novel signal processing algorithms for Silvus' MIMO wireless networking products.

What you'll do

  • Digital design architecting for wireless communication projects.
  • Fixed point design of signal processing blocks while working with systems engineers.
  • RTL coding, simulation, and test bench development.
  • FPGA synthesis and timing closure.
  • Hardware verification and troubleshooting; familiarity with logic analyzers.
  • Provide support to the RF and Software Engineering teams.

What we're looking for

Education
Bachelor of Science
Experience
6+ years
Skills & competencies
fpga
rtl design
signal processing
xilinx
vivado
los angeles ca
hybrid
day shift
no weekends
no on-call
no travel
usd

About the employer

Silvus Technologies is hiring for this role. Industry: Radio and Television Broadcasting and Wireless Communications Equipment Manufacturing. Sector: 33.

Additional details

Industry sector
33
Industry
Radio and Television Broadcasting and Wireless Communications Equipment Manufacturing
Occupation code
17-2072.00
Apply for this job

You'll be redirected to the employer's application page.

Browse more jobs

Listing ID: 24fce764-6036-4bcf-8718-d87153a36997

    Senior FPGA/RTL Design Engineer (Signal Proces… | CollabWORK