Senior FPGA Design Engineer — Active Government Clearance
Employment type
Full-time
Work setting
On-site
Location
Irvine, CA
Schedule
Day shift
Posted
You'll be redirected to the employer's application page.
Job overview
The Senior FPGA Design Engineer role is onsite in San Diego, CA; compensation is not specified. A2e Technologies identifies itself as an equal opportunity employer and federal contractor. The engineer applies FPGA design expertise, including VHDL and SystemVerilog, to design and bring-up work involving packet handling and external digital interfaces. The posting requires an active government clearance and full-time onsite availability.
What you'll do
- Perform FPGA design engineering
- use VHDL and SystemVerilog skills
- support bring-up
- work with packet handling and external digital interfaces
- maintain the required active government clearance.
What we're looking for
- Skills & competencies
- senior fpga design engineerirvine caa2e technologiesvhdlsystemverilogfpga designbring-uppacket handlingdigital interfacesactive clearance
- Work arrangement
- Weekend coverage required
Why this role
The posting requires an active government clearance and lists cryptography experience and Microchip FPGA experience as preferred or a plus.
About the employer
A2e Technologies is hiring for this role. Industry: Engineering Services. Sector: 54.
Additional details
- Industry sector
- 54
- Industry
- Engineering Services
- Occupation code
- 17-2071.00
You'll be redirected to the employer's application page.
Listing ID: 21e304b3-6087-48f7-9560-0908eee83ba8